

DEMODULATOR HAVING AUTOMATIC QUADRATURE CONTROL FUNCTION

[0001]

FIELD OF THE INVENTION

This invention relates to a demodulator and, more
5 particularly, to a demodulator for automatically correcting
errors in a detection signal of a quadrature detected modulated
signal in a digital radio communication system.

[0002]

BACKGROUND OF THE INVENTION

10 Fig. 11 shows a typical structure of a conventional
demodulator. Referring to Fig. 11, this demodulator includes a
quadrature detecting unit 1, an automatic amplitude controller
(AGC) 3, an error detection unit 3 and an amplitude error
detection unit 4.

15 [0003]

An input modulated signal is assumed to have been modulated
in accordance with a quadrature modulation system, such as QPSK
(quadrature phase shift keying) or QAM (quadrature amplitude
modulation). The respective quadrature components (channels)
20 are termed an in-phase component or channel (Ich) and a
quadrature component or channel (Qch), respectively. A
quadrature detecting unit 1 receives a quadrature modulated
signal, as an IF (intermediate frequency) signal, and outputs
an output signal as baseband signals Ich1 and Ich2. Meanwhile,
25 the quadrature detecting unit 1 is made up of a known detection

circuit, such as a synchronous detector, a semi-synchronous detector, or a delay detector.

[0004]

The AGC 2 is fed with Ich2 and Qch2 and, using amplitude
5 error signals Ai, Aq, fed from the amplitude error detection unit
4, corrects the amplitude errors to output signals Ich3, Qch3
each having a regular amplitude.

[0005]

The error detection unit 3 uses (receives) Ich3, Qch3,
10 output from the AGC 2, to output error signals Ei, Eq and polarity
signals Di, Dq.

[0006]

The amplitude error detection unit 4 uses the signals Ei,
Eq, Di and Dq, output by the error detection unit 3, to output
15 Ai and Aq as respective amplitude error signals of Ich and Qch.

[0007]

SUMMARY OF THE DISCLOSURE

However, there is much to be desired in the art and various
problems have been encountered in the course of the
20 investigations toward the present invention. That is, it is not
possible with the conventional demodulator shown in Fig.11 to
correct quadrature deviation produced in modulation.

[0008]

Recently, an analog IC devices, termed quadrature
25 modulators, are manufactured and marketed, such that there is

now commercially available such a device automatically performing quadrature adjustment of the modulator. However, this device cannot be said to be of high precision. In particular, the device cannot be said to cope with multi-value modulation system, such as QAM, such that, if this device is put to practical use, the BER (bit error rate) tends to be lowered.

Ultimately, the quadrature deviation in a modulator in the multi-valued modulation system has to be adjusted mainly by manual operations.

10 [0009]

As described above, it is not possible in the conventional demodulators to correct the quadrature deviation produced at the time of modulation.

[0010]

15 It was necessary to make manual analog adjustment except if an analog quadrature modulator can be applied. So, a quadrature adjustment process was required during device production etc., thus necessitating redundant time and operating steps.

20 [0011]

Moreover, the demodulation circuit, adjusted manually in an analog fashion, is liable to degradation due to temperature or humidity of the analog components, while being liable to deterioration with lapse of time, resulting in that quadrature properties cannot be maintained for prolonged time.

25

[0012]

Thus, if quadrature errors are produced on the modulator side, correction is not possible with the conventional demodulator so that demodulated signals (playback signals) such as shown in Fig. 8 are produced, thus naturally deteriorating the characteristics such as error rate.

[0013]

In view of the above-described status of the art, it is an object of the present invention to provide a demodulator which, by performing automatic correction of quadrature errors in a digital fashion.

It is another object of the present invention, to provide a demodulator which renders it unnecessary to make precision adjustment on the modulator side and which assures operational stability and high reliability without producing deterioration in characteristics such as error rate for a prolonged time.

Further objects of the present invention will become apparent in the entire disclosure.

[0014]

According to an aspect of the present invention there is provided a demodulator which comprises;

a quadrature controller for correcting quadrature errors of a signal quadrature-detected by a quadrature detecting unit, and a quadrature error detection unit for detecting a quadrature error based on an error signal detected as to in-phase and

quadrature components from a demodulated signal output from an automatic gain controller fed with an input signal corrected for quadrature errors as an output signal of the quadrature controller, to feed the detected quadrature error (signal) to the quadrature controller.

[0015]

According to a second aspect of the present invention, there is provided a demodulator which comprises;

(a) a quadrature detecting unit fed with and quadrature-detecting a quadrature modulated signal to output an in-phase component and a quadrature component;

(b) a quadrature controller fed with the in-phase component and the quadrature component output from the quadrature detecting unit, the quadrature controller correcting a quadrature error between the in-phase component and the quadrature component based on an input quadrature error signal, and outputting the resulting signal;

(c) an automatic gain controller fed with the in-phase component and the quadrature component output from the quadrature controller and outputting signals corrected for amplitude errors based on the input amplitude error signal as the in-phase component and the quadrature component of a demodulated signal;

(d) an error detection unit detecting, from the in-phase component and the quadrature component of the demodulated signal

output from the automatic gain controller, an in-phase component of the error signal and a polarity signal of the in-phase component of the demodulated signal, and a quadrature component of the error signal and a polarity signal of the quadrature component of the demodulated signal;

(e) an amplitude error detection unit generating an in-phase component and a quadrature component of an amplitude error signal based on the in-phase component of the error signal output from the error detection unit and the polarity signal of the in-phase component of the demodulated signal, and on the quadrature component of the error signal and the polarity signal of the quadrature component of the demodulated signal, to output the generated in-phase and quadrature components of the amplitude error signal to the automatic gain controller; and

(f) a quadrature error detection unit generating a quadrature error signal based on the in-phase component of the error signal and the polarity signal of the in-phase component of the demodulated signal, both output from the error detection unit, and on the in-phase component of the error signal and the polarity signal of the quadrature component of the demodulated signal to feed the generated quadrature error signal to the quadrature controller.

[0016]

According to a third aspect of the present invention there is provided a demodulator which comprises;

(a) a quadrature detecting unit fed with a quadrature modulated signal as an input signal to quadrature-detect the input signal to output in-phase and quadrature components of a regular amplitude;

5 (b) a quadrature controller fed with the in-phase and quadrature components output from the quadrature detection unit to correct the quadrature error between phases of the in-phase and quadrature components, based on a quadrature error signal;

10 (c) an automatic gain controller fed with the in-phase and quadrature components output from the quadrature controller to output signals corrected for respective amplitude errors as in-phase and quadrature components of a demodulated signal;

15 (d) an error detection unit detecting an in-phase component of an error signal and a polarity signal of the in-phase component of the demodulated signal, and a quadrature component of the error signal and a polarity signal of the quadrature component of the demodulated signal, from the in-phase and quadrature components of the demodulated signal output from the automatic gain controller; and

20 (e) a quadrature error detection unit generating a quadrature error signal based on the in-phase component of the error signal and the polarity signal of the in-phase component of the demodulated signal, and the quadrature component of the error signal and a polarity signal of the quadrature component of the
25 demodulated signal, all output from the error detection unit,

to feed the generated quadrature error signal to the quadrature controller.

Further aspects of the present invention are disclosed in the claims, particularly in the dependent claims.

5 In a fourth aspect, the quadrature controller comprises;
a first low-pass filter fed with the quadrature error signal output from the quadrature error detection unit to smooth out and output the quadrature error signal;

10 a first multiplier multiplying the quadrature component output from the quadrature detecting unit with an output of the first low-pass filter; and

a first adder adding the in-phase component output from the quadrature detecting unit and an output of the first multiplier;

15 the quadrature component output from the quadrature detecting unit being directly output, an output of the first adder being output as an in-phase component corrected for quadrature errors.

In a fifth aspect, the quadrature error detection unit comprises;

20 a second multiplier multiplying the in-phase component of the error signal (E_i) output from the quadrature detecting unit with the polarity signal (D_q) of the quadrature component of the demodulated signal;

25 a third multiplier multiplying the quadrature component of the error signal (E_q) output from the quadrature detecting

unit with the polarity signal (D_i) of the in-phase component of the demodulated signal; and

a second adder summing outputs of the second and third multipliers;

5 an output signal of the second adder being output as the quadrature error signal (Q_d).

In a sixth aspect, the automatic gain controller comprises;

10 a second low-pass filter smoothing out and outputting the in-phase component of the amplitude error signal output from the amplitude error detection unit;

a third low-pass filter smoothing out and outputting the quadrature component of the amplitude error signal output from the amplitude error detection unit;

15 a fourth multiplier multiplying the in-phase component output from the quadrature controller as an input signal with an in-phase component of the amplitude error signal smoothed out by the second low-pass filter, the fourth multiplier outputting the result of multiplication as the in-phase component of the demodulated signal; and

20 a fifth multiplier multiplying the quadrature component output from the quadrature controller as an input signal with a quadrature component of the amplitude error signal smoothed out by the third low-pass filter, the fifth multiplier outputting the result of multiplication as the quadrature
25 component of the demodulated signal.

In a seventh aspect, the automatic gain controller comprises;

5 a first absolute value computing circuit determining an absolute value of the in-phase component output from the quadrature controller;

a second absolute value computing circuit determining an absolute value of the quadrature component output from the quadrature controller;

10 a third adder adding together outputs from the first and second absolute value computing circuit;

a fourth low pass filter smoothing out an output of the third adder;

15 a sixth multiplier multiplying an in-phase component output from the quadrature controller with an output of the fourth low pass filter; and

wherein the quadrature component output from the quadrature controller is directly output as the quadrature component, and an output of the sixth multiplier is output as the in-phase component of the demodulated signal.

20 BRIEF DESCRIPTION OF THE DRAWINGS

Fig. 1 shows a structure of an embodiment of the present invention.

Fig. 2 shows a structure of an AGC according to an embodiment of the present invention.

25 Fig. 3 shows a structure of an LPF according to an

embodiment of the present invention.

Fig. 4 shows a structure of an error detection unit according to an embodiment of the present invention.

Fig. 5 shows a structure of an amplitude error detection unit according to an embodiment of the present invention.

Fig. 6 shows a structure of quadrature error detection unit according to an embodiment of the present invention.

Fig. 7 shows a structure of quadrature controller according to an embodiment of the present invention.

Fig. 8 is a graph showing demodulated signals on occurrence of quadrature deviation in QPSK modulation on an I-Q complex plane.

Fig. 9 shows a modified embodiment of the present invention.

Fig. 10 shows a structure of an AGC according to the modified embodiment of the present invention.

Fig. 11 shows a structure of a conventional demodulator.

[0017]

PREFERRED EMBODIMENTS OF THE INVENTION

A preferred embodiment of the present invention is now explained. Referring to Fig. 1, a preferred embodiment of the demodulator of the present invention includes a quadrature detecting unit 1, a quadrature controller 6, and an automatic amplitude controller (AGC) 2 in this order of signal flow, and further a feed back circuitry comprising an error detection unit 3, an amplitude error detection unit 4 and quadrature error

detection unit 5. The quadrature detecting unit 1 is fed as an input signal with an intermediate frequency (IF IN) signal for quadrature-detecting the input signal to output an in-phase component I_{ch1} and a quadrature component Q_{ch1} . The quadrature controller 6 is fed with an in-phase component and a quadrature component output from the quadrature detecting unit 1 to correct the quadrature error based on quadrature error signal Q_d . The automatic gain controller AGC 2 is fed with the in-phase and quadrature components I_{ch2} , Q_{ch2} output from the quadrature controller 6 to output signals, which are corrected for respective amplitude errors by in-phase and quadrature components A_i , A_q of the amplitude error, as in-phase and quadrature components I_{ch3} , Q_{ch3} of the demodulated signal.

The error detection unit 3 is fed with the in-phase and quadrature components I_{ch2} , Q_{ch3} of the demodulated signal output from the automatic gain controller 2, and detects and outputs an in-phase component and a polarity signal E_i , D_i of the error signal and a quadrature component and a polarity signal E_q , D_q of the error signal. The quadrature error detection unit 4 outputs an in-phase component and a quadrature component A_i , A_q of the amplitude error to the automatic gain controller 2 based on a polarity signal D_i of the in-phase component I_{ch3} of the demodulated signal and the in-phase component E_i of the error signal, and on a polarity signal D_q of the quadrature component Q_{ch3} of the demodulated signal and the quadrature component E_q

of the error signal, D_i , D_q , E_i and E_q being output by the error detection unit 3. The quadrature error detection unit 5 generates a quadrature error signal Q_d based on an in-phase component E_i and a polarity signal D_i of the error signal and on a quadrature component E_q and polarity signal D_q of the error signal, E_i , D_i , E_q and D_q being output from the error detection unit 3, and outputs the quadrature error signal Q_d to the quadrature controller 6. The quadrature error between phases of the in-phase component I_{ch} and the quadrature component Q_{ch} generated at the time of modulation is corrected by the quadrature controller 6.

[0018]

Referring to Fig7, the quadrature controller 6 includes a first low-pass filter 63 for smoothing the quadrature error signal Q_d output from the quadrature error detection unit, a first multiplier 62 for multiplying the quadrature component Q_{ch1} output from the quadrature detecting unit with an output of the first low-pass filter 63, and a first adder 61 for adding the in-phase component I_{ch1} output from the quadrature detecting unit and an output of the first multiplier 62. The quadrature component output from the quadrature detecting unit is directly output as Q_{ch2} , an output of the first adder 61 being output as an in-phase component I_{ch2} corrected for quadrature errors.

[0019]

Referring to Fig. 6, the quadrature error detection unit 5

includes a second multiplier 51 for multiplying an in-phase component of an error signal (E_i) output from the error detection unit 3 with a polarity signal D_q of a quadrature component Q_{ch3} of the demodulated signal, a third multiplier 52 for multiplying a quadrature component E_q of the error signal output from the error detecting unit 3 with a polarity signal D_i of the in-phase component I_{ch3} of the demodulated signal, and a second adder 53 for summing outputs of the second and third adders 51, 52, wherein an output of the second adder 53 is output as a quadrature error signal (Q_d).

[0020]

Referring to Fig. 2, the automatic gain controller 2 includes a second low-pass filter 24 for smoothing out an in-phase component A_i of an amplitude error signal output from the amplitude error detection unit 4; a third low-pass filter 23 for smoothing out a quadrature component A_q of the amplitude error signal output from the amplitude error detection unit 4; a fourth multiplier 21 for multiplying the in-phase component I_{ch2} output from the quadrature controller 6 with an in-phase component A_i of the amplitude error signal smoothed out by the second low-pass filter 24 for outputting the result of multiplication as an in-phase component I_{ch3} of the demodulated signal; and a fifth multiplier 22 for multiplying the quadrature component Q_{ch2} output from the quadrature controller 6 with a quadrature component A_q of the amplitude error signal smoothed out by the

third low-pass filter 23 for outputting the result of multiplication as a demodulated quadrature signal Qch3.

[0021]

In a preferred embodiment, shown in Fig. 9, the demodulator
 5 of the present invention includes quadrature detecting unit 7
 fed as an input signal with an intermediate frequency signal IF
 IN for quadrature-detecting the input signal to output an
 in-phase component Ich1 and a quadrature component Qch1; a
 quadrature controller 6 fed with the in-phase and quadrature
 10 components output from the quadrature detecting unit 1 to
 correct the quadrature error based on quadrature error signal
 Qd; an automatic gain controller 8 fed with the in-phase and
 quadrature components Ich2, Qch2 output from the quadrature
 controller 6 to output signals corrected for respective
 15 amplitude errors as in-phase and quadrature components Ich3,
 Qch3 of a demodulated signal; an error detection unit 3 fed with
 the in-phase and quadrature components of the demodulated signal
 output from the automatic gain controller 8 to detect and output
 an in-phase component and its polarity signal (Ei, Di) of the
 20 error signal and a quadrature component and its polarity signal
 (Eq, Dq) of the error signal; and a quadrature error detection
 unit 5 for generating a quadrature error signal Qd based on an
 in-phase component Ei and its polarity signal Di of the error
 signal output from the error detection unit 3 and on a quadrature
 25 component Eq and its polarity signal Dq of the error signal to

output the quadrature error signal Qd to the quadrature controller 6.

[0022]

Referring to Fig. 10, the automatic gain controller 8
5 includes a first absolute value computing circuit 82 for
determining an absolute value of an in-phase component output
from the quadrature controller; a second absolute value
computing circuit 83 for calculating an absolute value of a
quadrature component Qch2 output from the quadrature controller
10 6; an adder 84 for summing an output value of the second absolute
value computing circuit 83 with an output value of the first
absolute value computing circuit 82; a fourth low-pass filter
85 for smoothing an output of the adder 84; and a sixth multiplier
81 for multiplying the in-phase component lch2 output from the
15 quadrature controller with an output of the fourth low-pass
filter 85. An output Qch2 of quadrature controller 6 is output
directly as a quadrature component Qch3 of the demodulated
signal, while an output of the sixth multiplier 81 is output as
an in-phase component lch3 of the demodulated signal.

20 [0023]

[Preferred Embodiments]

For further explaining the preferred embodiments of the
present invention, an example of the present invention is
explained with reference to the drawings.

25 [0024]

Fig. 1 shows a configuration of an embodiment of a demodulator of the present invention. Referring to Fig. 1, an embodiment of the present invention includes a quadrature detecting unit 1, an AGC 2, an error detection unit 3, an amplitude error detection unit 4, a quadrature error detection unit 5, and a quadrature controller 6. It is assumed that the input modulation signal has been modulated in accordance with the quadrature modulation system, such as QPSK or QAM. For each of the quadrature components (channels), appellations of in-phase component (channel, Ich) and quadrature component (channel, Qch) are used.

[0025]

The quadrature-detecting unit 1 demodulates input quadrature modulated signals, as IF (intermediate frequency) signals, into baseband signals Ich1 and Qch1. Meanwhile, the quadrature-detecting unit 1 is made up of known detection circuits, such as a synchronous detection circuit, a sub (or quasi)-synchronous circuit and/or a delay detection circuit.

[0026]

The quadrature controller 6 is fed with baseband signals Ich1, Qch1, output by the quadrature detecting unit 1, to output signals Ich2, Qch2, freed of quadrature errors, using a quadrature error signal Qd input from the quadrature error detection unit 5.

[0027]

The AGC 2 is fed with I_{ch2} , Q_{ch2} to output I_{ch3} , Q_{ch3} , having regular (or normal) amplitudes, using amplitude error signals A_i , A_q input from the amplitude error detection unit 4.

[0028]

5 The error detection unit 3 outputs error signals E_i , E_q and polarity signals D_i , D_q , using I_{ch3} , Q_{ch3} , output from the AGC 2.

[0029]

10 The amplitude error detection unit 4 outputs amplitude error signals A_i , A_q of I_{ch} and Q_{ch} , respectively, using the outputs E_i , E_q , D_i , D_q output by the error detection unit 3.

[0030]

15 The quadrature error detection unit 5 outputs the quadrature error signal Q_d , using the outputs E_i , E_q , D_i , D_q supplied from the error detection unit 3.

[0031]

Referring to the drawings, the structure of respective elements of the demodulator are hereinafter explained.

[0032]

20 Fig. 2 shows an illustrative structure of the AGC 2. Referring to Fig. 2, the AGC 2 is made up of multipliers 21, 22 and low-pass filters (LPFs) 23, 24. The AGC 2 performs amplitude control so that the signals I_{ch2} , Q_{ch2} output by the quadrature controller 6 will be at regular signal point
25 positions, using the amplitude error signals A_i , A_q , output by

the amplitude error detection unit 4, to produce modulated signals Ich3, Qch3.

[0033]

Fig. 3 shows an illustrative structure of the LPFs 23, 24 of the AGC 2 and an LPF 63 contained in the quadrature controller 6. Referring to Fig. 3, the LPF is comprised of an integrator made up of a flip-flop 232 operating as a delay element and an adder 231. That is, the current signal and a signal delayed by one clock by the flip-flop 23 are summed together by the adder 231 and latched and output by the flip-flop 232.

[0034]

Fig. 4 shows an illustrative structure of the error detection unit 3. Referring to Fig. 4, the error detection unit 1 is made up of signal point error detection units 31, 32. The signal point error detection units 31, 32 detect errors (deviations) from the regular signal point positions of the input signals Ich3, Qch3 to output error (deviation) signals Ei Eq.

[0035]

If the input signals Ich3, Qch3 are deviated in the positive or negative direction from the regular signal point positions, the output error signals Ei, Eq assume negative and positive values, respectively. Since the regular signal point positions vary with modulation systems used, a signal MOD specifying the modulation system is supplied to the signal point

error detection units 31, 32. The polarity signals D_i , D_q represent polarities of the signal ich_3 , Qch_3 , respectively, and are acquired from respective sign bits.

[0036]

5 Fig. 5 shows the structure of the amplitude error detection unit 4. Referring to Fig. 5, the amplitude error detection unit 4 includes a multiplier 42 for multiplying the in-phase component E_i of the error signal and its polarity signal D_i to output the amplitude error signal A_i , and a multiplier 41 for multiplying the quadrature component E_q of the error signal and its polarity signal D_q to output an amplitude error signal A_q .

[0037]

15 Fig. 6 shows the structure of the quadrature error detection unit 5. Referring to Fig. 6, the quadrature error detection unit 5 is made up of multipliers 51, 52 and an adder 53. The results of multiplication of E_i with D_q and those of E_q with D_i in the multipliers 51, 52 are summed together in the adder 53 to give a quadrature error signal Q_d (see the following equation (1)).

[0038]

20 Fig. 7 shows the structure of the quadrature controller 6. Referring to Fig. 7, the quadrature controller 6 is made up of an adder 61, a multiplier 62 and a low pass filter LPF 63.

[0039]

25 The quadrature error signal Q_d , output from the quadrature error detection unit 5, is smoothed by the LPF 63, an output of

which is multiplied by the multiplier 62 with Qch1. The resulting product is summed (added) in the adder 61 with Ich1 (Ich1 less the product obtained on multiplication) and the resulting sum is output as Ich2 to correct the quadrature error.

5 The output Qch2 on the Qch side is no other than Qch1.

[0040]

The operation of an example of the present invention is explained mainly with reference to the quadrature controller 6.

[0041]

10 The signal point error signals E_i , E_q , obtained by the error detection unit 3, and the polarity signals D_i , D_q , indicate whether the reproduced signal is deviated from the regular signal point position in the positive direction or in the negative direction. For quadrature control, these signals need
15 to be converted into quadrature error (deviation) signals.

[0042]

Fig. 8 shows on an I-Q complex plane the modulated signal in case of occurrence of a quadrature deviation. It is seen from Fig. 8 that, since the distances between respective signal points and the point of origin are inherently equal to each other, the
20 signal points should be positioned on apex points of a square. However, these signal points are actually positioned on apex points of a diamond shape. In order to correct this state, such error signals, which will correct the deviation in the diagonal
25 directions from the regular signal points, as shown in Fig. 8,

are required.

[0043]

For obtaining these error signals, it is only sufficient if the quadrature error signals Q_d , represented by the following equation (1):

[0044]

$$Q_d = E_i \cdot D_q + E_q \cdot D_i \quad \dots (1)$$

is used.

[0045]

The quadrature error detection unit 5 generates this Q_d .

[0046]

The quadrature error control based on quadrature error signals is explained. Assume that the IF input signal to a quadrature detection unit 7 is $A(t)$, an angular velocity of a local oscillator, not shown, in the quadrature detection unit 7, is ω rad/sec and a quadrature error is δ rad, the signals I_{ch} , Q_{ch} input to an A/D (analog/digital) converter, not shown, supplying I_{ch1} , Q_{ch1} of digital signals to the quadrature controller 6, are given by the following equations (2) and (3):

[0047]

$$\begin{aligned} I_{ch} &= A(t) \cos(\omega t + \delta) \\ &= A(t) \cos \omega t \cdot \cos \delta - A(t) \sin \omega t \cdot \sin \delta \\ &= A(t) \cos \omega t \cdot \cos \delta - Q_{ch} \cdot \sin \delta \quad \dots (2) \end{aligned}$$

[0048]

$$Q_{ch} = A(t) \sin \omega t \quad \dots (3)$$

[0049]

For demodulating this signal regularly, δ in lch of the above equation (2) needs to be eliminated. However, the term of $A(t) \cos \omega t \cdot \cos \delta$ represents merely a lowered gain of lch and can be corrected by AGC2.

5 [0050]

So, in the lch of the above equation (2), it suffices if the term of $-Qch \cdot \sin \delta$ in lch of the equation (2) is corrected.

[0051]

10 Since δ may be regarded as a constant for a short period of time, the product of the quadrature error signal with the Qch value may be summed (added) to lch to correct the quadrature error. In an embodiment of the present invention, the above-mentioned correction operation is performed in the quadrature controller 6 shown in Fig. 7.

15 [0052]

A further embodiment of the present invention is now explained. Fig. 9 shows a second embodiment of the present invention. Referring to Fig. 9, the second embodiment of the present invention differs from the first embodiment shown in 20 Fig. 1 as to the quadrature detecting unit 7 and the AGC 8.

[0053]

In the above-described first embodiment, in which the AGC 2 corrects the amplitudes of lch and Qch, it is unnecessary for the quadrature-detecting unit 1 to output a signal of the regular 25 amplitude. On the other hand, in the second embodiment of the

present invention, the quadrature detecting unit 7 outputs signals of the regular amplitude. So, it is unnecessary for the AGC 8 to perform the operation for causing the output signal to be on the regular amplitude, such that it is only necessary for the AGC 8 to correct the lowering of the gain of lch that is not corrected by the quadrature controller 6.

[0054]

Fig. 10 shows an illustrative structure of the AGC 8. Referring to Fig. 11, the AGC 8 is made up of a (sixth) multiplier 81, absolute value circuits (calculating units) 82, 83, an adder 84 and an (fourth) LPF 85. The absolute value circuits 82, 83 determine the amplitudes of lch2 and Qch2 and a relative magnitude (difference) thereof by the adder 84 to obtain an amplitude error signal between lch and Qch. It is noted that the adder 84 operates as a subtractor for outputting a difference value corresponding to the output value of the absolute value circuit 83 less the output value of the absolute value circuit 82. The amplitude error signal obtained by the adder 84 is smoothed by the LPF 85. The smoothed amplitude error signal is multiplied by the lch by the multiplier 81. The resulting product is output as lch3. The Qch2 from the quadrature controller 6 is directly output as Qch3 to correct the amplitude difference between lch and Qch.

[0055]

The meritorious effects of the present invention are

summarized as follows.

The present invention provides a configuration comprising a quadrature controller correcting quadrature errors of a signal quadrature-detected by a quadrature detecting unit, and a
5 quadrature error detecting unit detecting a quadrature error, wherein the quadrature errors are corrected based on an error signal detected as to in-phase and quadrature components of a demodulated signal output from an automatic gain controller fed as an input signal with an output signal of the quadrature
10 controller, and the detected quadrature error Q_d is fed to the quadrature controller. Therefore, it is unnecessary to make manual adjustment of analog circuit elements such that quadrature errors of the modulator can be eliminated fully digitally and automatically. Moreover, the present invention
15 gives a meritorious effects that full digitization facilitates designing as LSI.

It should be noted that other objects, features and aspects of the present invention will become apparent in the entire disclosure and that modifications may be done without departing
20 the gist and scope of the present invention as disclosed herein and claimed as appended herewith.

Also it should be noted that any combination of the disclosed and/or claimed elements, matters and/or items might fall under the modifications aforementioned.